Skip to main content
ResumeKart
← Back to Jobs

[Permanent position] Senior IP subsystem SoC architect

SiPearl•Maisons-Laffitte, Saint-Germain-en-Laye
Full-time7-15
€120K - €180K
per year
👁️ 0 views•📝 0 applications•Posted 10/23/2026•Expires 11/22/2026
Tailor Resume for This JobCheck ATS Score

Get alerts for roles like this

More [Permanent position] Senior IP subsystem SoC architect roles in Maisons-Laffitte, Saint-Germain-en-Laye — straight to your inbox. No account needed.

Applying to this role? Tailor your résumé to this job description in one click, then download it free — just a small ResumeKart footer, no subscription.

Job Description

About SiPearl SiPearl is the European fabless designer of sovereign secure high-performance energy‑efficient CPUs for HPC, AI and data centres. These CPUs will help address strategic challenges in the fields of security, defence, medical research, energy, climate and engineering with a reduced environmental footprint. In June 2025, SiPearl completed the design of the most complex CPU ever designed in Europe, Rhea1, featuring 80 Arm Neoverse V1 cores and 61 billion transistors. It is currently in production at TSMC and will equip the two first European exascale supercomputers of the EuroHPC Joint Undertaking ecosystem: Rhea1 in the JUPITER machine in Germany and Rhea2 in Alice Recoque in France. Incubated within the European Processor Initiative (EPI) Consortium and seed‑funded by the European Union, SiPearl employs almost 200 people in: • France – Maisons‑Laffitte, Grenoble, Massy, Sophia Antipolis • Spain – Barcelona • Italy – Bologna Following a €130 million Series A, the company has launched its Series B round. The Role In this role, you will work closely with the Design, Verification, Physical Implementation, and Software teams to define, drive, and evolve IP, subsystem, and SoC architectures aligned with performance, cost, manufacturability, and market requirements. You will act as a technical authority and architectural reference, contributing to strategic decisions, cross‑team alignment, external partnerships, and team development. Responsibilities • Define IP, subsystem, and SoC architectures to meet performance, silicon area, cost, and manufacturing constraints. • Break down architectures into functional sub‑blocks and write high‑level architecture specifications, including interfaces and configuration mechanisms. • Participate in commercial IP selection and process technology choices. • Provide detailed definitions of software programming and configuration interfaces. • Support RTL, physical design, verification, virtual and software prototyping teams by clarifying architectural intent and constraints. • Review microarchitecture specifications, verification strategies, and validation plans. • Interface closely with marketing and product teams to ensure architectural alignment with roadmap and customer needs. • Contribute to technology intelligence, monitoring standards, market trends, and emerging technologies. • Represent the company at seminars, conferences, and technical forums, and share key learnings internally. • Take ownership of work packages in collaborative and partnership projects, acting as a technical point of contact. • Coordinate project deliverables and contribute regularly to partner exchanges. • Mentor, coach, and technically supervise junior engineers, trainees, and service providers. • Contribute to effort estimation, milestone planning, onboarding, and training programs. • Support the manager in supervising team members within the defined scope. What Will Help You Succeed • Extensive experience in complex chip architecture and microarchitecture. • Strong background in electronic engineering, microelectronics, or computer engineering. • Ability to translate market and product requirements into robust technical architectures. • Excellent communication skills, with the ability to explain complex concepts to diverse audiences. • Strong leadership, mentoring, and cross‑functional collaboration skills. • High level of autonomy, accountability, and strategic thinking. • Professional proficiency in English in an international environment. • Scientific rigor, attention to detail, and strong analytical capabilities. Strong Plus Experience • Core architecture design, PCIe, UCIe, memory interfaces. • Cache architectures, memory consistency models, Network‑on‑Chip (NoC). • Communication protocols and system‑level integration. • Advanced ASIC design flows and semiconductor technologies. • Strong software background and hardware/software co‑design. • Proficiency in scripting languages (Python, TCL, etc.). • Leadership roles in collaborative or multi‑partner projects. Dear candidate, even if you consider you do not fulfill all the qualifications mentioned above, please still apply and share with us why you believe you would be a good fit. Recruitment Process • Discovery interview with our Talent Acquisition Partner (30 min). • AssessFirst personality test – no need to worry, there is no wrong or right answer; our goal is to see beyond your resume (45 min). • 2 Technical interviews (1 h each). • Interview with one HRBP to answer any remaining questions (30 min). Benefits and Conditions • Contract: Permanent Contract • Benefits: annual bonus*; meal vouchers (60 % covered by SiPearl); health insurance (70 % covered by SiPearl); unlimited access and pre‑paid sessions with a practitioner of your choice on our mental health partner app, moka.care; technical, linguistic and personal development training; BSPCE • Work model: On‑Site or Hybrid (2 days/week remote) • Office: This role is open for our locations in France (Maisons‑Laffitte, Massy, Grenoble and Sophia Antipolis), Spain (Castelldelfels – Barcelona), Italy (Bologna) • ⚠️ Please note that while we do not provide VISA sponsorship, we are committed to assisting international candidates with the visa application process to the best of our ability. Are You Curious to Learn More About Us? • Follow us on LinkedIn to stay updated with our latest news. • Get updated about our recruiting activities: SiPearl careers webpage. • Get to know a bit more about our team culture: Welcome to the jungle. At SiPearl we are dedicated to building a diverse and inclusive workplace that thrives on the strength of varied perspectives and backgrounds. We recruit talent based on merit, experience, and alignment with our company's goals and values. #J-18808-Ljbffr

Required Skills

chip architecturemicroarchitectureelectronic engineeringmicroelectronicscomputer engineeringsoftware programming interfacesconfiguration interfacesRTL designphysical designverificationsoftware prototypingtechnology intelligenceproject managementmentoringteam supervisionEnglishcore architecture designPCIeUCIememory interfacescache architecturesmemory consistency modelsNetwork-on-Chipcommunication protocolsASIC design flowssemiconductor technologieshardware/software co-designPythonTCLleadership rolesmulti-partner projects
📚

Upskill for This Role

Sponsored

Courses from Udemy and edX matched to this role's skills.

ResumeKart may earn a commission from these links at no extra cost to you.

Partner picks for [Permanent position] Senior IP subsystem SoC architect in Maisons-Laffitte

Matched to the skills this page calls for and the candidate's location.

Partner
  • Partner course provider

    University and industry courses, professional certificates and online degrees.

    covers pythoncovers project management
  • edXVerified partner
    Partner course provider

    Courses and programmes from universities and institutions worldwide.

    covers python
  • UdemyVerified partner
    Partner course provider

    A marketplace of instructor-created courses across technology, business and creative skills.

    covers python

Partners are ResumeKart affiliates or institutes it works with; ResumeKart may earn a commission when a candidate enrols. Placement is decided by relevance, not payment. How ResumeKart earns

The best-paying roles in your field. Every week. Free.

Get job alerts and salary insights in your inbox

We respect your privacy. Unsubscribe anytime with one click.