Technical Program Manager, Silicon
Anthropic•San Francisco, CA | New York City, NY
Full-timeMid Level
👁️ 0 views•📝 0 applications•Posted 8/20/2026•Expires 9/19/2026
Get alerts for roles like this
More Technical Program Manager, Silicon roles in San Francisco, CA | New York City, NY — straight to your inbox. No account needed.
Applying to this role? Tailor your résumé to this job description in one click, then download it clean — no watermark, no subscription.
Job Description
About Anthropic Anthropic’s mission is to create reliable, interpretable, and steerable AI systems. We want AI to be safe and beneficial for our users and for society as a whole. Our team is a quickly growing group of committed researchers, engineers, policy experts, and business leaders working together to build beneficial AI systems. About the role Anthropic is building custom silicon for Claude. The hardware our models run on is one of the most direct levers we have on capability, cost, and reliability — and we've decided to take design authority over it ourselves. We're looking for a Technical Program Manager to own end-to-end execution of our silicon, from architecture definition through tapeout, first-silicon bring-up, and production ramp. You'll be working alongside a small group of domain experts across front-end design, verification, physical design, DFT, analog/mixed-signal, foundry, and packaging. There is no process to inherit — you'll build the execution machinery this program runs on. This is a partner-heavy program by design. You'll drive a portfolio of external engagements — ASIC design services, IP vendors, foundry, and OSAT. You should have shipped chips before, know what a realistic silicon schedule looks like and its failure modes, and be comfortable making consequential program calls without a large organization behind you. And because this is Anthropic, you'll have Claude as a collaborator — we expect the TPMs on this team to push hard on what AI-assisted program management can look like. Key responsibilities Own the integrated silicon program plan — architecture closure, RTL freeze, DV milestones, IP delivery, PD closure, DFT, tapeout, and post-silicon bring-up. Drive external partner execution across ASIC design partners, IP vendors, foundry, and packaging/test. Run technology and IP selection as a program: track
Required Skills
CommunicationIntellectual PropertyLeadershipLogisticsLogistics ManagementMachine LearningProgram ManagementRecruitment
Prepare to Win This Role
Everything you need to ace the interview and negotiate top-of-band compensation.