Sr. Package Layout Engineer, Annapurna Labs - AI Silicon Packaging
Get alerts for roles like this
More Sr. Package Layout Engineer, Annapurna Labs - AI Silicon Packaging roles in Tempe, Arizona, USA — straight to your inbox. No account needed.
Applying to this role? Tailor your résumé to this job description in one click, then download it clean — no watermark, no subscription.
Job Description
Annapurna Labs (our organization within AWS) designs silicon and software that accelerates innovation.
Customers choose us to create cloud solutions that solve challenges that were unimaginable a short - Bachelor's degree in Electrical Engineering or a related field - 10+ years of experience in IC package layout and physical design - Proven track record of leading package designs from concept through tape out for complex, multi-layer organic substrates or silicon interposers - Hands-on expertise with package layout tools such as Cadence APD/SiP, Synopsys IC Packaging, Mentor Xpedition, or equivalent - Deep understanding of advanced packaging technologies: 2.
5D/3D-IC, fan-out WLP, RDL, TSV, microbump, and silicon bridge interconnects - Strong knowledge of package design rules, DFM constraints, and physical verification methodologies (DRC, connectivity checks) - Experience with bump map and ball map definition, escape routing strategies, and power/ground plane design for high pin-count packages - Familiarity with substrate and interposer manufacturing processes, material properties, and their impact on design decisions
Required Skills
Prepare to Win This Role
Everything you need to ace the interview and negotiate top-of-band compensation.