Staff Analog layout Engineer
onsemi•Bangalore, Karnataka
Full-time7-15
👁️ 0 views•📝 0 applications•Posted 8/27/2026•Expires 9/26/2026
Get alerts for roles like this
More Staff Analog layout Engineer roles in Bangalore, Karnataka — straight to your inbox. No account needed.
Applying to this role? Tailor your résumé to this job description in one click, then download it clean — no watermark, no subscription.
Job Description
Description
OnSemi is seeking a Staff Analog layout Engineer, NEW PRODUCT DEVELOPMENT, Power Management, to join our growing team in Bengaluru, India. This group is responsible for development of Power management products including DC-DC PMIC/POL, Multiphase controllers, Dr. MOS, AC-DC converters, LED drivers, SiC drivers, Switches and e-fuses for consumer, industrial and automotive applications. In this role, you will focus on the following.
#LI-MK1
Responsibilities
Produce high quality layout for complex AMS IP blocks (voltage regulators, bandgap, current sense-amp, amplifier, high voltage switches, drivers etc)
• Contribute to area estimation and optimization, floor planning, power routing, shielding, physical verification (DRC, ERC, LVS, ESD, etc.), as well power analysis (EM / IR-Drop)
• Contribute and support team in taping out high-performance microcontroller chip
• Actively seek out opportunities to work with cross-functional teams (Chip team, Tech, CAD)
• Develop scripts and methods for layout design automation
#LI-MK1
Qualifications
BE in Electrical Engineering or related + 7 years of experience, or MS +6 years of experience preferred with experience in analog/mixed-signal layout design of deep submicron CMOS and BCD technologies
Qualification
• Experience in delivering high quality analog layout IPs
• Good understanding of layout fundamentals and best practices
• Proficiency in interpretation of CALIBRE DRC, ERC, LVS, reports
• Programming knowledge in SKILL, Perl, and/or Python is a bonus
• Experience with CADENCE or MENTOR GRAPHICS layout tools
• Solid understanding of semiconductor manufacturing process and DFM techniques
• Proficient at debugging/fixing LVS/DRC errors
• Must be familiar with Cadence Design Environment (CDE) and Unix OS
• Must have strong communication skills and be a team player
#LI-MK1
Required Skills
Analog Layout DesignDeep Submicron CMOSBCD TechnologiesCALIBRE DRCCALIBRE ERCCALIBRE LVSCadence Design EnvironmentUnix OSDebuggingDFM TechniquesSKILLPerlPythonCADENCEMENTOR GRAPHICSPower ManagementMicrocontroller Chip Taping OutLayout Design AutomationCross-Functional CollaborationPower AnalysisPhysical VerificationArea EstimationFloor PlanningPower RoutingShielding
Prepare to Win This Role
Everything you need to ace the interview and negotiate top-of-band compensation.