Senior Quantum Fault-Tolerance Architect (f/m/d)
Get alerts for roles like this
More Senior Quantum Fault-Tolerance Architect (f/m/d) roles in Siegen, Nordrhein-Westfalen, Germany — straight to your inbox. No account needed.
Applying to this role? Tailor your résumé to this job description in one click, then download it clean — no watermark, no subscription.
Job Description
eleQtron develops and operates full-stack quantum computers based on trapped-ion technology.
Our approach combines laser schemes for cooling/initialization/readout, engineered magnetic-field gradient induced coupling (MAGIC) combined with microwave control for universal gate sets, and advanced quantum control techniques and dedicated firmware to work within the high-fidelity regime and below the error threshold of quantum error correction (QEC).
A central objective of our technology roadmap is the realization of fault-tolerant quantum computing.
To achieve this goal, we combine the above high-fidelity quantum hardware with microscopic physics-based modelling, hardware–software co-design, advanced characterization and benchmarking techniques, and detailed numerical simulations to model system performance realistically and identify the optimal QEC strategy and the associated system requirements.
As part of our initiative towards fault-tolerant quantum computing, we are expanding our Foundations & Concepts team and are looking for a Senior Quantum Fault-Tolerance Architect (f/m/d) to help establish and grow this strategic activity within the company.
Role Overview
As Senior Quantum Fault-Tolerance Architect (f/m/d), you will help shaping eleQtron’s long-term roadmap towards logical quantum computing, driving research activities in quantum error correction and fault tolerance, contributing to key architectural decisions, coordinating cross-functional efforts across hardware, software, system architecture and applications, and playing a leading role in building and growing the company’s fault-tolerance capability.
Responsibilities
Develop and drive fault-tolerant quantum-computing strategies and logical architectures for trapped-ion MAGIC quantum processors. Lead hardware-aware quantum error-correction studies and guide architectural decisions for future processor generations. Coordinate realistic performance models connecting hardware characterization, circuit-
Required Skills
Prepare to Win This Role
Everything you need to ace the interview and negotiate top-of-band compensation.