Digital SoC ASIC Physical Implementation Engineer (f/m/div.)
Bosch•Dresden, de
Full-time3-7
👁️ 0 views•📝 0 applications•Posted 8/19/2026•Expires 9/19/2026
Get alerts for roles like this
More Digital SoC ASIC Physical Implementation Engineer (f/m/div.) roles in Dresden, de — straight to your inbox. No account needed.
Applying to this role? Tailor your résumé to this job description in one click, then download it clean — no watermark, no subscription.
Job Description
You are fascinated by microelectronics and want to push the boundaries of what is possible? Join us in developing highly integrated RF SoCs for next-generation automotive radar applications. You will shape the future of mixed-signal ASICs, drive innovation, and make a lasting impact on tomorrow’s integrated circuits. If you are ready to develop cutting-edge solutions, then this is the right place for you. In this position, you will be responsible for the implementation of mixed-signal SoC ASICs with microcontroller architectures through to the digital layout. As part of your role, you will integrate state-of-the-art design-for-test techniques and use industry-standard IP blocks to ensure the functionality and testability of our chips. You will perform comprehensive HDL checks (LINT, consistency, CDC), create floorplans for RF components, and integrate hard macro designs into higher-level hierarchies. Additionally, you will take ownership of sign-off verification, including Static Timing Analysis (STA), Electromigration (EM), IR-drop analysis, Equivalence Checking (EC), and gate-level simulation, to ensure the quality of our designs. You will coordinate external service providers during implementation and ensure smooth collaboration. Last but not least, international collaboration with colleagues and partners will be an integral part of your daily work. Education: completed university studies in electrical engineering, computer science or a comparable subject Experience and Knowledge:  solid knowledge of digital ASIC design, IP integration, digital layout, RTL-to-GDS flow, UPF and verification; experience in the development of analog RF SoCs for automotive applications, including digital-on-top integration of analog macros; experience with Design-for-Test (DfT), functional safety requirements and automotive development processes Person
Required Skills
Digital ASIC designIP integrationDigital layoutRTL-to-GDS flowUPFVerificationHDL checksLINTConsistency checkingCDCFloorplanningHard macro integrationStatic Timing Analysis (STA)Electromigration (EM)IR-drop analysisEquivalence Checking (EC)Gate-level simulationDesign-for-Test (DfT)Functional safetyAutomotive development processesAnalog RF SoC developmentDigital-on-top integrationRF components integration